• → European Space Agency

      • Space for Europe
      • Space News
      • Space in Images
      • Space in Videos
    • About Us

      • Welcome to ESA
      • DG’s blog
      • For Member State Delegations
      • Business with ESA
      • Law at ESA
      • ESA Exhibitions
      • ESA Publications
      • Careers at ESA
      • ESAshop
    • Our Activities

      • Space News
      • Observing the Earth
      • Human and Robotic Exploration
      • Space Transportation
      • Navigation
      • Space Science
      • Space Engineering & Technology
      • Operations
      • Telecommunications & Integrated Applications
      • Preparing for the Future
    • Careers at ESA

    • For Media

      • Media
      • ESA TV
      • Videos for professionals
      • Photos
    • For Educators

    • For Kids

    • ESA

    • Home

    • Space Engineering & Technology

    • Electrical

    • About us

      • ESA Microelectronics Section
      • Workshops and Conferences
      • Presentation Days
      • Contact us
    • Technologies for Space

      • Microelectronics Technologies for Space
      • The use of reprogrammable FPGAs in space
    • ESA IP Cores

      • ESA IP Cores
      • About ESA IP Cores
      • ESA HDL IP Cores Portfolio Overview
      • IP Cores Library

        • IP Cores Library
        • AHBR
        • AUIP
        • CAN
        • CCIPC
        • CUC-CTM
        • EDAC
        • IP1553
        • IPMON
        • LEON2-FT
        • PDEC
        • PTCD
        • PTME
        • RT53EUR
        • SHyLoC IP Core
        • SpW-AMBA
        • SpWb
        • SpW-RMAP-Astrium
        • SpW-RMAP-Dundee
        • SpWTDP
        • SpaceFibre Port IP Core
      • SystemC IP-Cores
      • Discontinued IP-Cores

        • Discontinued IP-Cores
        • VCA, VCM, TCE - HDL
        • OBDH
        • EVI32
        • WIC
      • Usage Statistics
      • Licensing
      • Events
      • Events

        • Events
        • IP Cores Workshop 2005
        • ESA IP-Cores Day - 2nd edition
      • Contact us
    • Development Methodology

      • Development Methodology
      • Microelectronics Development Methodology
      • VHDL
      • VDHL models for board-level simulation
    • System-On-Chip (SOC)

      • System-On-Chip (SOC)
      • System-On-Chip (SOC) Development
      • IP-Cores for SOC Developments in Space Applications
      • SOC Development Activities
      • The AMBA Bus System
      • Documents Related to SOC and IP-Core-Based Design
    • ASIC Developments History

      • ASIC Developments History
      • Ongoing ASIC developments
      • Completed ASIC developments (recent)
      • Completed ASIC developments (older)
    • System Level Modeling

      • System Level Modeling
      • Electronic System-Level Design Methodology
      • System-Level Modeling in SystemC
      • SystemC IP-Cores Library

        • SystemC IP-Cores Library
        • LEON2/3 Integer Unit - SystemC
        • SpaceWire-b CODEC - SystemC
        • SoCROCKET Virtual Platform - SystemC
      • Virtual Platform Technology
    • Mixed Signal ASIC Technology

      • Analogue and Mixed-Signal IPs for Space
      • IMEC/UMC DARE180
      • XFAB 180 (XH018)
      • ATMX150RHA
      • TSMC 90nm Low-Power 1.2V
      • IHP SGB25RH

    ESA > Our Activities > Space Engineering & Technology > Microelectronics

    AHBR

    The AHBR IP-Core implements an AMBA AHB to AMBA AHB bus bridge, where the two busses are clock synchronous clocks with defined frequency ratio function.

    Overview

    AHBR is an IP-Core implementing the functionality of an AMBA AHB to AMBA AHB bus bridge. As shown in the Figure below, AHBR is composed of the following functions:

    • AHB Slave interface
    • AHB Master interface
    • Interconnection block between AHB Slave interface and AHB Master interface

    The core supports single and burst AHB transfers and only ERROR and OKAY responses. It also includes write protection functionality on a programmable range of addresses.
    For more details please refer to the documents accessible on the top right of this webpage.

    AHBR IP-Core Block Diagram

    Area and Speed Results

    The core is generic RTL code which can be synthesized for a range of ASIC and FPGA technologies including Actel and Xilinx FPGAs.
    Examples of resource usage on some Xilinx technologies is given below; note that no significant effort was spent in trying to optimize those results.

    Virtex 4QV – XQR4VLX200:
    Number of Used Slices: 539 (0%)
    Number of Used Slice FFs: 608 (0%)
    Number of Used 4 inputs LUTs: 714 (0%)

    Virtex 5Q – XQ5VFX130T:
    Number of Used Slice Registers: 608 (0%)
    Number of Used Slice LUTs: 531 (0%)

    Developers

    Astrium - O. Corvoisier, Marc Soury - 2008

    Licensing Conditions

    No special licensing conditions apply. For more information refer to the ESA IP-Cores licensing page.

    Last update: 14 September 2017

    Rate this

    Views

    Share

    • Currently 0 out of 5 Stars.
    • 1
    • 2
    • 3
    • 4
    • 5
    Rating: 0/5 (0 votes cast)

    Thank you for rating!

    You have already rated this page, you can only rate it once!

    Your rating has been changed, thanks for rating!

    1237
    Tweet
    • SCOC3 (pdf)
    • AHBR Specs.
      • Licensing
    • App Store
    • Subscribe
    • mobile version
    • FAQ

    • Site Map

    • Contacts

    • Terms and conditions