• → European Space Agency

      • Space for Europe
      • Space News
      • Space in Images
      • Space in Videos
    • About Us

      • Welcome to ESA
      • DG's news and views
      • For Member State Delegations
      • Business with ESA
      • Law at ESA
      • ESA Exhibitions
      • ESA Publications
      • Careers at ESA
      • ESAshop
    • Our Activities

      • Space News
      • Observing the Earth
      • Human Spaceflight
      • Space Transportation
      • Navigation
      • Space Science
      • Space Engineering & Technology
      • Operations
      • Telecommunications & Integrated Applications
      • Preparing for the Future
    • Careers at ESA

    • For Media

      • Media
      • ESA TV
      • Videos for professionals
      • Photos
    • For Educators

    • For Kids

    • ESA

    • Home

    • Space Engineering & Technology

    • Electrical

    • About us

      • ESA Microelectronics Section
      • Workshops and Conferences
      • Presentation Days
      • Contact us
    • Technologies for Space

      • Microelectronics Technologies for Space
      • The use of reprogrammable FPGAs in space
    • ESA IP Cores

      • ESA IP Cores
      • About ESA IP Cores
      • ESA HDL IP Cores Portfolio Overview
      • IP Cores Library

        • IP Cores Library
        • AHBR
        • AUIP
        • CAN
        • CCIPC
        • CUC-CTM
        • EDAC
        • IP1553
        • IPMON
        • LEON2-FT
        • PDEC
        • PTCD
        • PTME
        • RT53EUR
        • SpW-AMBA
        • SpWb
        • SpW-RMAP-Astrium
        • SpW-RMAP-Dundee
        • SpWTDP
      • SystemC IP-Cores
      • Discontinued IP-Cores

        • Discontinued IP-Cores
        • VCA, VCM, TCE - HDL
        • OBDH
        • EVI32
        • WIC
      • Usage Statistics
      • Licensing
      • Events
      • Events

        • Events
        • IP Cores Workshop 2005
        • ESA IP-Cores Day - 2nd edition
      • Contact us
    • Development Methodology

      • Development Methodology
      • Microelectronics Development Methodology
      • VHDL
      • VDHL models for board-level simulation
    • System-On-Chip (SOC)

      • System-On-Chip (SOC)
      • System-On-Chip (SOC) Development
      • IP-Cores for SOC Developments in Space Applications
      • SOC Development Activities
      • The AMBA Bus System
      • Documents Related to SOC and IP-Core-Based Design
    • ASIC Developments History

      • ASIC Developments History
      • Ongoing ASIC developments
      • Completed ASIC developments (recent)
      • Completed ASIC developments (older)
    • System Level Modeling

      • System Level Modeling
      • Electronic System-Level Design Methodology
      • System-Level Modeling in SystemC
      • SystemC IP-Cores Library

        • SystemC IP-Cores Library
        • LEON2/3 Integer Unit - SystemC
        • SpaceWire-b CODEC - SystemC
        • SoCROCKET Virtual Platform - SystemC
      • Virtual Platform Technology
    • Mixed Signal ASIC Technology

      • Mixed-Signal ASIC Technology for Space

    ESA > Our Activities > Space Engineering & Technology > Microelectronics

    Contact us

    For further information about the ESA IP Cores, please contact:

    Agustin Fernandez-Leon
    TEC-EDM, ESTEC
    European Space Agency
    Postbus 299
    2200AG Noordwijk
    The Netherlands
    +31 71 565 3736 (tel)
    +31 71 565 6791 (fax)

    Kostas Marinis

    Last update: 4 April 2016

    Rate this

    Views

    Share

    • Currently 0 out of 5 Stars.
    • 1
    • 2
    • 3
    • 4
    • 5
    Rating: 0/5 (0 votes cast)

    Thank you for rating!

    You have already rated this page, you can only rate it once!

    Your rating has been changed, thanks for rating!

    409
    Tweet
    • App Store
    • Subscribe
    • mobile version
    • LATEST ARTICLES
    • · Walking on the Moon – underwater
    • · Storm hunter in position
    • · Mars impact crater or supervolcano?
    • · Top tomatoes thanks to Mars missio…
    • · Mars Express v2.0
    • FAQ

    • Site Map

    • Contacts

    • Terms and conditions