• → European Space Agency

      • Space for Europe
      • Space News
      • Space in Images
      • Space in Videos
    • About Us

      • Welcome to ESA
      • DG’s blog
      • For Member State Delegations
      • Business with ESA
      • Law at ESA
      • ESA Exhibitions
      • ESA Publications
      • Careers at ESA
      • ESAshop
    • Our Activities

      • Space News
      • Observing the Earth
      • Human and Robotic Exploration
      • Space Transportation
      • Navigation
      • Space Science
      • Space Engineering & Technology
      • Operations
      • Telecommunications & Integrated Applications
      • Preparing for the Future
    • Careers at ESA

    • For Media

      • Media
      • ESA TV
      • Videos for professionals
      • Photos
    • For Educators

    • For Kids

    • ESA

    • Home

    • Space Engineering & Technology

    • Electrical

    • About us

      • ESA Microelectronics Section
      • Workshops and Conferences
      • Presentation Days
      • Contact us
    • Technologies for Space

      • Microelectronics Technologies for Space
      • The use of reprogrammable FPGAs in space
    • ESA IP Cores

      • ESA IP Cores
      • About ESA IP Cores
      • ESA HDL IP Cores Portfolio Overview
      • IP Cores Library

        • IP Cores Library
        • AHBR
        • AUIP
        • CAN
        • CCIPC
        • CUC-CTM
        • EDAC
        • IP1553
        • IPMON
        • LEON2-FT
        • PDEC
        • PTCD
        • PTME
        • RT53EUR
        • SHyLoC IP Core
        • SpW-AMBA
        • SpWb
        • SpW-RMAP-Astrium
        • SpW-RMAP-Dundee
        • SpWTDP
        • SpaceFibre Port IP Core
      • SystemC IP-Cores
      • Discontinued IP-Cores

        • Discontinued IP-Cores
        • VCA, VCM, TCE - HDL
        • OBDH
        • EVI32
        • WIC
      • Usage Statistics
      • Licensing
      • Events
      • Events

        • Events
        • IP Cores Workshop 2005
        • ESA IP-Cores Day - 2nd edition
      • Contact us
    • Development Methodology

      • Development Methodology
      • Microelectronics Development Methodology
      • VHDL
      • VDHL models for board-level simulation
    • System-On-Chip (SOC)

      • System-On-Chip (SOC)
      • System-On-Chip (SOC) Development
      • IP-Cores for SOC Developments in Space Applications
      • SOC Development Activities
      • The AMBA Bus System
      • Documents Related to SOC and IP-Core-Based Design
    • ASIC Developments History

      • ASIC Developments History
      • Ongoing ASIC developments
      • Completed ASIC developments (recent)
      • Completed ASIC developments (older)
    • System Level Modeling

      • System Level Modeling
      • Electronic System-Level Design Methodology
      • System-Level Modeling in SystemC
      • SystemC IP-Cores Library

        • SystemC IP-Cores Library
        • LEON2/3 Integer Unit - SystemC
        • SpaceWire-b CODEC - SystemC
        • SoCROCKET Virtual Platform - SystemC
      • Virtual Platform Technology
    • Mixed Signal ASIC Technology

      • Analogue and Mixed-Signal IPs for Space
      • IMEC/UMC DARE180
      • XFAB 180 (XH018)
      • ATMX150RHA
      • TSMC 90nm Low-Power 1.2V
      • IHP SGB25RH

    ESA > Our Activities > Space Engineering & Technology > Microelectronics

    LEON2-FT

    The LEON2-FT processor is the SEU (Single Event Upset) tolerant version of the LEON2 processor. Flip-flops are protected by Triple Modular Redundancy and all internal and external memories are protected by EDAC or parity bits.

    Overview

    The LEON VHDL model implements a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture. It is designed for embedded applications with the following features on-chip: separate instruction and data caches, hardware multiplier and divider, interrupt controller, debug support unit with trace buffer, two 24-bit timers, two UARTs, power-down function, watchdog, 16-bit I/O port and a flexible memory controller. New modules can easily be added using the on-chip AMBA AHB/APB buses. The VHDL model is fully synthesisable with most synthesis tools and can be implemented on both FPGAs and ASICs. Simulation can be done with all VHDL-87 compliant simulators.

    The original LEON design includes advanced fault-tolerance features to withstand arbitrary single-event upset (SEU) errors without loss of data. The fault-tolerance is provided at design (VHDL) level, and does not require an SEU-hard semiconductor process, nor a custom cell library or special back-end tools.

    Area/Speed Results

    (Configuration as in Atmel AT697E ASIC, including PCI, but FT reduced to external memory EDAC):

    xc2v3000 : 24% registers, 37% blockram, 79% LUT
    ax2000 : 85% sequential, 124% combinatorial, 112% total

    Developer

    Jiri Gaisler, ESA/ESTEC, 1999

    Current Release

    version 2015.3, released 03 August 2015

    Special licensing restrictions

    ESA can grant licenses for the use of the IP core only for activities performed in the frame of an ESA Programme.
    The model contains stubs for FPU's, MMU and a PCI interface, but neither the FPU, the MMU nor the PCI cores are actually supplied with the model.

    Last update: 14 September 2017

    Rate this

    Views

    Share

    • Currently 4.5 out of 5 Stars.
    • 1
    • 2
    • 3
    • 4
    • 5
    Rating: 4.4/5 (9 votes cast)

    Thank you for rating!

    You have already rated this page, you can only rate it once!

    Your rating has been changed, thanks for rating!

    6288
    Tweet
    • Related documents
    • Changelog (txt)
    • LEON2FT User Manual
    • Related links
    • LEON SPARC Yahoo Group
      • LEON2/3 Integer Unit - SystemC
    • App Store
    • Subscribe
    • mobile version
    • FAQ

    • Site Map

    • Contacts

    • Terms and conditions