ESAHomeSpace EngineeringElectrical
About us
Technologies for Space
ESA IP Cores
Development Methodology
System-On-Chip (SOC)
ASIC Developments History
System Level Modeling
Article Images
System-Level Modeling in SystemC
 HI-RES PNG (Size: 280 kb)
Comparison among different hardware description languages concerning the abstraction level of the description

Related articles
SystemC IP-CoresVirtual Platform Technology
Related links
OSCI SystemC and TLM
   Copyright 2000 - 2014 © European Space Agency. All rights reserved.