ESA - Microelectronics - IP1553 - HDL

About us

ESA Microelectronics Section Workshops and Conferences Contact us

Technologies for Space

Microelectronics Technologies for Space The use of reprogrammable FPGAs in space

ESA IP Cores

Development Methodology

Microelectronics Development Methodology VHDL The use of FPGA in space VDHL models for board-level simulation

System-On-Chip (SOC)

System-On-Chip (SOC) Development IP-Cores for SOC Developments in Space Applications SOC Development Activities The AMBA Bus System Documents Related to SOC and IP-Core-Based Design

On Board Components

Ongoing ASIC developments Completed ASIC developments (recent)Completed ASIC developments (older)

System Level Modeling

Electronic System-Level Design Methodology System-Level Modeling in SystemC SystemC IP-Cores Library

LEON2/3 Integer Unit - SystemC SpaceWire-b CODEC - SystemC

Virtual Platform Technology

Article Images

IP1553 - HDL

Modes of operation

Back to article

Coupling between the Application and the 1553B busses, using the

Download:

HI-RES GIF (Size: 21 kb)

Coupling between the Application and the 1553B busses, using the IP1553 IP Core

Area and speed

Back to article

Example of a typical IP1553 based on a 1553B bus coupling module

Download:

HI-RES GIF (Size: 24 kb)

Example of a typical IP1553 based on a 1553B bus coupling module. Very little additional hardware is required to ensure a full dual redundant 1553B bus coupling to an Application.

Last update: 16 March 2011