ESAHomeSpace EngineeringElectrical
   
About Us
Onboard Computer and Data HandlingOverview of the Workshops and conferencesContact Us
Avionics Data Handling
Architectures of Onboard Data SystemsDependability
Onboard Computers and related modules
Onboard ComputersOnboard StorageRemote Terminal UnitsTelemetry & Telecommand
Building Blocks
MicroprocessorsMicrocontrollers
IP Cores
Systems on Chip (SoC)Protection of ElectronicsSensing, I/O and instrumentationSecurityOther processing units
Onboard Communication and Interfaces
Overview CommunicationsMil-STD-1553CAN - Controller Area Network BusSpaceWireDiscrete InterfacesI2CSPI - Serial Peripheral InterconnectDigital Sensor BusWireless network technologiesTime-Triggered EthernetCommunication ProtocolsOther Communication Systems
Testing and Benchmarking
RASTA - The Avionics TestbenchMIL-STD-1553 TestbenchSSIART - Smart Sensor Inter-Agencies Reference TestbenchVenus Express Mock-up
 
 
 
 
Article Images
IP Cores
 
 
 
LEON2 architecture diagram
Download:
 HI-RES JPEG (Size: 48 kb)
LEON2 architecture diagram

Credits: ESA
 
  Last update: 21 March 2012 


Related articles
ESA IP Cores website
 
 
 
   Copyright 2000 - 2014 © European Space Agency. All rights reserved.