ESA - Microelectronics - LEON2/3 Integer Unit - SystemC - images

Space Engineering

ESA Microelectronics Section Workshops and Conferences Contact us

Technologies for Space

Microelectronics Technologies for Space The use of reprogrammable FPGAs in space

Development Methodology

Microelectronics Development Methodology VHDL VDHL models for board-level simulation

System-On-Chip (SOC)

System-On-Chip (SOC) Development IP-Cores for SOC Developments in Space Applications SOC Development Activities The AMBA Bus System Documents Related to SOC and IP-Core-Based Design

ASIC Developments History

Ongoing ASIC developments Completed ASIC developments (recent)Completed ASIC developments (older)

System Level Modeling

Electronic System-Level Design Methodology System-Level Modeling in SystemC SystemC IP-Cores Library

LEON2/3 Integer Unit - SystemC

SpaceWire-b CODEC - SystemC SoCROCKET Virtual Platform - SystemC

Virtual Platform Technology

Article Images

LEON2/3 Integer Unit - SystemC

TRAP

Back to article

Download:

HI-RES PNG (Size: 349 kb)

Structure of the TRAP Architectural Description Language

Back to article

Download:

HI-RES PNG (Size: 60 kb)

Average Execution speed of the LEON3 processor model for configurations with different temporal accuracy, the less accurate being the fastest.

Related articles

System-Level Modeling in SystemC LEON2-FT - HDL Licensing

Related links

TRAP development website OSCI SystemC and TLM System Architectures Group (Politecnico di Milano)Aeroflex Gaisler GRSIM Simulator

Related documents

LEON2/3 ISS Report LEON2/3 ISS user manual LEON2 Standalone Simulator LEON3 Standalone Simulator ChangeLog

Copyright 2000 - 2013 © European Space Agency. All rights reserved.