 | | | | |
| | | | | |
|
|
Contents Area/Speed ResultsDevelopersCurrent ReleaseSpecial licensing conditions About us Technologies for Space ESA IP Cores Development Methodology System-On-Chip (SOC) On Board Components System Level Modeling
| | | | | | | PTCD - HDL
The Packet Telecommand Decoder (PTCD) IP core is a synthesizable VHDL model of the MA28140 chip from GEC-Plessey Semiconductors.
Overview
The PTCD IP core implements a complete CCSDS packet telecommand decoder,connected to the AMBA AHB and APB on-chip buses. The internal architecture of the PTCD IP is illustrated in the following diagram.
Internal structure of the PTCD IP core
The PTCD deals with the Coding Layer, the Transfer Layer, the Authentication Layer, the Segmentation Layer and a part of the Packetisation Layer of the CCSDS protocol.
The underlying TM/TC functionality is described in detail in the data sheet of the MA28140 from GEC-Plessey Semiconductors with minor modifications.
Area/Speed Results
Area on Xilinx Virtex-E
3500 LUT, 1000 DFF, 37 ext. I/O
Developers
Marc Souyri, Astrium SAS, 2002
Jean-Luc Boisdron, Astrium SAS, 2002
Nicolas Perrot, Astrium SAS, 2002
Current Release
version 0.0, 12-March-2002
For a history of bug reports and fixes, modifications, upgrades, etc, please refer to the PTCD IP Core Release Notes.
Special licensing conditions
ESA can grant licenses for the use of the IP core only for activities performed in the frame of an ESA Programme.
Last update: 9 September 2011 | |
| | Related documents MA28140 Datasheet (pdf)PTCD Data Sheet (pdf)PTCD Release Notes (txt)Related links CCSDS
|
