ESA - Microelectronics - PTCD - HDL - images

Space Engineering

ESA Microelectronics Section Workshops and Conferences Contact us

Technologies for Space

Microelectronics Technologies for Space The use of reprogrammable FPGAs in space

Development Methodology

Microelectronics Development Methodology VHDL The use of FPGA in space VDHL models for board-level simulation

System-On-Chip (SOC)

System-On-Chip (SOC) Development IP-Cores for SOC Developments in Space Applications SOC Development Activities The AMBA Bus System Documents Related to SOC and IP-Core-Based Design

On Board Components

Ongoing ASIC developments Completed ASIC developments (recent)Completed ASIC developments (older)

System Level Modeling

Electronic System-Level Design Methodology System-Level Modeling in SystemC SystemC IP-Cores Library

LEON2/3 Integer Unit - SystemC SpaceWire-b CODEC - SystemC

Virtual Platform Technology

Article Images

PTCD - HDL

Back to article

Internal structure of the PTCD IP core

Download:

HI-RES JPEG (Size: 40 kb)

Internal structure of the PTCD IP core

Last update: 9 September 2011

Related documents

MA28140 Datasheet (pdf)PTCD Data Sheet (pdf)PTCD Release Notes (txt)

Related links

Copyright 2000 - 2012 © European Space Agency. All rights reserved.