ESA - Microelectronics - SpaceWire-RMAP - HDL - images

Space Engineering

ESA Microelectronics Section Workshops and Conferences Contact us

Technologies for Space

Microelectronics Technologies for Space The use of reprogrammable FPGAs in space

Development Methodology

Microelectronics Development Methodology VHDL The use of FPGA in space VDHL models for board-level simulation

System-On-Chip (SOC)

System-On-Chip (SOC) Development IP-Cores for SOC Developments in Space Applications SOC Development Activities The AMBA Bus System Documents Related to SOC and IP-Core-Based Design

On Board Components

Ongoing ASIC developments Completed ASIC developments (recent)Completed ASIC developments (older)

System Level Modeling

Electronic System-Level Design Methodology System-Level Modeling in SystemC SystemC IP-Cores Library

LEON2/3 Integer Unit - SystemC SpaceWire-b CODEC - SystemC

Virtual Platform Technology

Article Images

SpaceWire-RMAP - HDL

Back to article

RMAP IP Core Data Flow

Download:

HI-RES JPEG (Size: 40 kb)

The diagram illustrates the RMAP IP core target and initiator function.

Back to article

RMAP IP Core Architecture Overview

Download:

HI-RES JPEG (Size: 289 kb)

Block diagram showing the architecture of the RMAP IP core.

Last update: 16 March 2011

Related documents

RMAP User Manual (pdf)RMAP Testbench Manual (pdf)

Related links

ESA SpaceWire - Home RMAP Protocol Specification SpaceWire Yahoo! Group

Copyright 2000 - 2012 © European Space Agency. All rights reserved.