ESA - Microelectronics - CUC-CTM - HDL - images

Space Engineering

ESA Microelectronics Section Workshops and Conferences Contact us

Technologies for Space

Microelectronics Technologies for Space The use of reprogrammable FPGAs in space

Development Methodology

Microelectronics Development Methodology VHDL VDHL models for board-level simulation

System-On-Chip (SOC)

System-On-Chip (SOC) Development IP-Cores for SOC Developments in Space Applications SOC Development Activities The AMBA Bus System Documents Related to SOC and IP-Core-Based Design

ASIC Developments History

Ongoing ASIC developments Completed ASIC developments (recent)Completed ASIC developments (older)

System Level Modeling

Electronic System-Level Design Methodology System-Level Modeling in SystemC SystemC IP-Cores Library

LEON2/3 Integer Unit - SystemC SpaceWire-b CODEC - SystemC SoCROCKET Virtual Platform - SystemC

Virtual Platform Technology

Article Images

CUC-CTM - HDL

Back to article

Simplified block diagram of the CUC and CTM cores

Download:

HI-RES GIF (Size: 10 kb)

Simplified block diagram of the CUC and CTM cores

Last update: 16 March 2011

Related documents

CUC-CTM Data Sheet (pdf)CUC-CTM Release Notes (txt)

Related links

CCSDS AMBA Home Page

Copyright 2000 - 2013 © European Space Agency. All rights reserved.