| || || |
Contents Area/Speed ResultsDeveloperCurrent ReleaseSpecial licensing restrictions About us
Technologies for Space ESA IP Cores
ASIC Developments History System Level Modeling
| ||LEON2-FT - HDL|
The LEON2-FT processor is the SEU (Single Event Upset) tolerant version of the LEON2 processor.
Flip-flops are protected by Triple Modular Redundancy and all internal and external memories are protected by EDAC or parity bits.
The LEON VHDL model implements a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture. It is designed for embedded applications with the following features on-chip: separate instruction and data caches, hardware multiplier and divider, interrupt controller, debug support unit with trace buffer, two 24-bit timers, two UARTs, power-down function, watchdog, 16-bit I/O port and a flexible memory controller. New modules can easily be added using the on-chip AMBA AHB/APB buses. The VHDL model is fully synthesisable with most synthesis tools and can be implemented on both FPGAs and ASICs. Simulation can be done with all VHDL-87 compliant simulators.
The original LEON design includes advanced fault-tolerance features to withstand arbitrary single-event upset (SEU) errors without loss of data. The fault-tolerance is provided at design (VHDL) level, and does not require an SEU-hard semiconductor process, nor a custom cell library or special back-end tools.
(Configuration as in Atmel AT697E ASIC, including PCI, but FT reduced to external memory EDAC):
xc2v3000 : 24% registers, 37% blockram, 79% LUT
ax2000 : 85% sequential, 124% combinatorial, 112% total
Jiri Gaisler, ESA/ESTEC, 1999
version 22.214.171.124.2, released 29 September 2009
Special licensing restrictions
ESA can grant licenses for the use of the IP core only for activities performed in the frame of an ESA Programme.
Last update: 9 September 2011
Related documentsLEON2-FT Tool Compatibility Issues (txt)
Related linksLEON SPARC Yahoo GroupLEON2/3 Integer Unit - SystemC