ESA - Microelectronics - SpaceWire-AMBA - HDL - images

Space Engineering

ESA Microelectronics Section Workshops and Conferences Contact us

Technologies for Space

Microelectronics Technologies for Space The use of reprogrammable FPGAs in space

Development Methodology

Microelectronics Development Methodology VHDL The use of FPGA in space VDHL models for board-level simulation

System-On-Chip (SOC)

System-On-Chip (SOC) Development IP-Cores for SOC Developments in Space Applications SOC Development Activities The AMBA Bus System Documents Related to SOC and IP-Core-Based Design

On Board Components

Ongoing ASIC developments Completed ASIC developments (recent)Completed ASIC developments (older)

System Level Modeling

Electronic System-Level Design Methodology System-Level Modeling in SystemC SystemC IP-Cores Library

LEON2/3 Integer Unit - SystemC SpaceWire-b CODEC - SystemC

Virtual Platform Technology

Article Images

SpaceWire-AMBA - HDL

Area/Speed Results

Back to article

SpaceWire-AMBA Architecture Diagram

Download:

HI-RES PNG (Size: 47 kb)

SpaceWire-AMBA Architecture Diagram

Last update: 16 March 2011

Related documents

Specification and Architecture (pdf)User Manual (pdf)SpW-AMBA Release Notes (txt)Implementation of the SpW Clock Recovery Logic in Actel RTAX-S Devices (pdf)

Related links

ESA SpaceWire - Home SpW-AMBA Simulation Model (for ModelSim 5.6e)

Copyright 2000 - 2012 © European Space Agency. All rights reserved.