• → European Space Agency

      • Space for Europe
      • Space News
      • Space in Images
      • Space in Videos
    • About Us

      • Welcome to ESA
      • DG's news and views
      • For Member State Delegations
      • Business with ESA
      • Law at ESA
      • ESA Exhibitions
      • ESA Publications
      • Careers at ESA
      • ESAshop
    • Our Activities

      • Space News
      • Observing the Earth
      • Human Spaceflight
      • Space Transportation
      • Navigation
      • Space Science
      • Space Engineering & Technology
      • Operations
      • Telecommunications & Integrated Applications
      • Preparing for the Future
    • Careers at ESA

    • For Media

      • Media
      • ESA TV
      • Videos for professionals
      • Photos
    • For Educators

    • For Kids

    • ESA

    • Home

    • Space Engineering & Technology

    • Electrical

    • About us

      • ESA Microelectronics Section
      • Workshops and Conferences
      • Presentation Days
      • Contact us
    • Technologies for Space

      • Microelectronics Technologies for Space
      • The use of reprogrammable FPGAs in space
    • ESA IP Cores

      • ESA IP Cores
      • About ESA IP Cores
      • ESA HDL IP Cores Portfolio Overview
      • IP Cores Library

        • IP Cores Library
        • AHBR
        • AUIP
        • CAN
        • CCIPC
        • CUC-CTM
        • EDAC
        • IP1553
        • IPMON
        • LEON2-FT
        • PDEC
        • PTCD
        • PTME
        • RT53EUR
        • SpW-AMBA
        • SpWb
        • SpW-RMAP-Astrium
        • SpW-RMAP-Dundee
        • SpWTDP
      • SystemC IP-Cores
      • Discontinued IP-Cores

        • Discontinued IP-Cores
        • VCA, VCM, TCE - HDL
        • OBDH
        • EVI32
        • WIC
      • Usage Statistics
      • Licensing
      • Events
      • Events

        • Events
        • IP Cores Workshop 2005
        • ESA IP-Cores Day - 2nd edition
      • Contact us
    • Development Methodology

      • Development Methodology
      • Microelectronics Development Methodology
      • VHDL
      • VDHL models for board-level simulation
    • System-On-Chip (SOC)

      • System-On-Chip (SOC)
      • System-On-Chip (SOC) Development
      • IP-Cores for SOC Developments in Space Applications
      • SOC Development Activities
      • The AMBA Bus System
      • Documents Related to SOC and IP-Core-Based Design
    • ASIC Developments History

      • ASIC Developments History
      • Ongoing ASIC developments
      • Completed ASIC developments (recent)
      • Completed ASIC developments (older)
    • System Level Modeling

      • System Level Modeling
      • Electronic System-Level Design Methodology
      • System-Level Modeling in SystemC
      • SystemC IP-Cores Library

        • SystemC IP-Cores Library
        • LEON2/3 Integer Unit - SystemC
        • SpaceWire-b CODEC - SystemC
        • SoCROCKET Virtual Platform - SystemC
      • Virtual Platform Technology
    • Mixed Signal ASIC Technology

      • Mixed-Signal ASIC Technology for Space

    ESA > Our Activities > Space Engineering & Technology > Microelectronics

    ESA HDL IP Cores Portfolio Overview

    15 September 2017

    This list summarizes the IP cores that can be currently licensed by ESA and those that are under development and will be released in the near future.

    All the listed IP Cores are available in synthesizable VHDL with the exception of the RT53EU, which is available in generic technology netlist format. For more information about the IP Cores that are currently under development, please send an e-mail to ipcorerequest@esa.int.

    CAN

    CAN

    • The HurriCANe 5.2.4 comprises the following elements: CAN core, CAN controller, and AMBA APB wrapper (to integrate the CAN core into a system-on-chip).
    • Developer: ESTEC/ESA, Aurelia Microelettronica S.p.A. - 1999

    CCIPC

    • The CANopen Controller IP Core (CCIPC) implements a large subset of the CANopen services as defined in the CAN in Automation (CiA) Standard “CANopen Application Layer and Communication Profile”.
    • Developer: Sitael - 2012

    SpaceWire and SpaceFibre

    SpWB

    • SpaceWire codec.
    • Developer: University of Dundee - 2013

    SpW-AMBA

    • SpaceWire Encoder/Decoder with FIFOs (for Xilinx Virtex-E technology) and AMBA AHB master/slave interfaces.
    • Developer: Astrium SAS - 2001

    SpW-RMAP-Astrium

    • The SpaceWire-RMAP IP core implements the Remote Memory Access Protocol (RMAP) extensions to SpaceWire.
    • Developer: Astrium - 2008

    SpW-RMAP-Dundee

    • The SpaceWire-RMAP IP implements the Remote Memory Access Protocol (RMAP) extensions to SpaceWire. 
    • Developer: University of Dundee - 2009

    SpWTDP

    • The Time Distribution Protocol (TDP) synchronizes time across a SpaceWire network. 
    • Developer: Aeroflex Gaisler - 2014

    SpW-Node [UNDER DEVELOPMENT]

    • Multi-protocol SpaceWire Node IP-core.
    • Developer: Teletel S.A. - Expected 2018

    SpFi-Port-Gaisler [UNDER DEVELOPMENT]

    • SpaceFibre IP.
    • Developer: Cobham Gaisler - Expected 2017

    SpFi-Dundee [UNDER DEVELOPMENT]

    • SpaceFibre IP.
    • Developer: Star Dundee - Expected 2018

    SEE Mitigation

    EDAC

    • The EDAC (Error Detection And Correction) IP Core is a set of encoders/decoders supporting data widths from 4 to 64 bits.
    • Developer: Surrey Satellite Technology, ESTEC/ESA - 2000

    Processors

    LEON2-FT

    • The LEON2-FT processor is the SEU (Single Event Upset) tolerant version of the LEON2 processor. Flip-flops are protected by Triple Modular Redundancy and all internal and external memories are protected by EDAC or parity bits.
    • Developer: ESTEC/ESA, Gaisler Research - 1999

    Memory Controllers

    DDR3-FT [UNDER DEVELOPMENT]

    • Fault tolerant DDR controller.
    • Developer: Cobham Gaisler - Expected 2018

    On-Chip Communication

    AHBR

    • The AHBR IP-Core implements an AMBA AHB to AMBA AHB bus bridge, where the two busses are clock synchronous clocks with defined frequency ratio function.
    • Developer: Astrium - 2008

    IPMON

    • The IP Monitoring (IPMON) module is used to spy an AHB Bus, recording trace and statistics data.
    • Developer: Astrium - 2008

    NoC [UNDER DEVELOPMENT]

    • Network on Chip (NoC) for many-core System on Chip.
    • Developer: Recore Systems - Expected 2018

    CCSDS data compression

    ShyLoC-121 [UNDER DEVELOPMENT]

    • Universal lossless compression IP Core compliant with the CCSDS-121 standard.
    • Developer: University of Las Palmas de Gran Canaria - Expected 2017

    ShyLoC-123 [UNDER DEVELOPMENT]

    • Multispectral and hyperspectral lossless compression IP Core compliant with the CCSDS-123 standard.
    • Developer: University of Las Palmas de Gran Canaria - Expected 2017

    CCSDS time keeping, packet telemetry and telecommand

    CUC-CTM

    • The CCSDS Unsegmented Code (CUC) provides basic time keeping functions such an Elapsed Time counter according to the CCSDS Unsegmented Code specification.
    • Developer: ESTEC/ESA - 2000

    PDEC

    • The PDEC (Packet Telecommand Decoder) comprises a complete CCSDS packet telecommand decoder (PDEC3), a Command Pulse Distribution Module (CPDM), and a Command Pulse Distribution Selector (CSEL), all of them being integrated in an AMBA AHB wrapper.
    • Developer: Gaisler Research - 2003

    PTCD

    • The Packet Telecommand Decoder (PTCD) IP Core is a model of the MA28140 chip from GEC-Plessey Semiconductors.
    • Developer: Astrium SAS - 2002

    PTME

    • The Packet Telemetry Encoder (PTME) comprises a complete CCSDS packet telemetry encoder.
    • Developer: ESTEC/ESA, Gaisler Research - 1999

    Authentication and encryption

    AUIP

    • The Authentication Unit (AU) Intellectual Property (IP) contains functionality for Telecommand (TC) authentication using the Advanced Encryption Standard (AES). The functionality also includes Key management and Logical Authentication Channel (LAC) management.
    • Developer: RUAG Space AB - 2010

    Mil-Std-1553

    IP1553

    • The IP1553 IP core implements a Mil-Std-1553 interface. It is compatible with the MIL-STD-1553B (notice 2) protocol and manages three different working modes: Bus Controller, Remote Terminal, and Bus Monitor.
    • Developer: Astrium SAS

    RT53EUR

    • MIL-STD-1553B Remote Terminal IP Core. Delivered as a generic technology netlist format.
    • Developer: Astrium SAS - 2009

    Rate this

    Views

    Share

    • Currently 0 out of 5 Stars.
    • 1
    • 2
    • 3
    • 4
    • 5
    Rating: 0/5 (0 votes cast)

    Thank you for rating!

    You have already rated this page, you can only rate it once!

    Your rating has been changed, thanks for rating!

    627
    Tweet
    • Related links
      • Licensing
      • IP Cores Library
        • AHBR
          • AUIP
            • CAN
              • CCIPC
                • CUC-CTM
                  • EDAC
                    • IP1553
                      • IPMON
                        • LEON2-FT
                          • PDEC
                            • PTCD
                              • PTME
                                • RT53EUR
                                  • SpW-AMBA
                                    • SpWb
                                      • SpW-RMAP-Astrium
                                        • SpW-RMAP-Dundee
                                          • SpWTDP
    • App Store
    • Subscribe
    • mobile version
    • LATEST ARTICLES
    • · Walking on the Moon – underwater
    • · Storm hunter in position
    • · Mars impact crater or supervolcano?
    • · Top tomatoes thanks to Mars missio…
    • · Mars Express v2.0
    • FAQ

    • Site Map

    • Contacts

    • Terms and conditions